

"EXPRESS MAIL" Mailing Label No..EL851564475.....  
Date of Deposit.....August 23, 2001.....

SYSTEM AND METHOD FOR TRANSFERRING DATA  
FROM A HIGHER FREQUENCY CLOCK DOMAIN  
TO A LOWER FREQUENCY CLOCK DOMAIN

CROSS-REFERENCE TO RELATED APPLICATION(S)

[0001] This application discloses subject matter related to the subject matter disclosed in the following commonly owned co-pending patent application(s): (i) "System And Method For Synchronizing Data Transfer Across A Clock Domain

5 Boundary," filed 6/22/01, Ser. No.: 09/887,793 (Docket Number 10010788-1), in the name(s) of: Richard W. Adkisson; (ii) "SYNC Pulse Compensation And Generation In A Clock Synchronizer Controller," filed 6/22/01, Ser. No.: 09/887,797 (Docket Number 10012773-1), in the name(s) of: Richard W. 10 Adkisson; and (iii) "System And Method For Transferring Data From A Lower Frequency Clock Domain To A Higher Frequency Clock Domain," filed even date herewith, Ser. No.: \_\_\_\_\_ (Docket Number 10013096-1), in the name(s) of: Rajakrishnan Radjassamy.

BACKGROUND OF THE INVENTION

Technical Field of the Invention

[0002] The present invention generally relates to data transfer synchronization techniques. More particularly, and not by way of any limitation, the present invention is directed to a skew-tolerant system and method for transferring data from circuitry disposed in a higher frequency clock domain to circuitry disposed in a lower frequency clock domain.

Description of Related Art

[0003] Computer systems often need to communicate with different interfaces, each running at an optimized speed for increased performance. Typically, multiple clock signals having different frequencies are utilized for providing appropriate timing to the interfaces. Further, the frequencies of such clock signals are generally related to one another in a predetermined manner. For example, a core or system clock running at a particular frequency ( $F_c$ ) may be utilized as a master clock in a typical computer system for providing a time base with respect to a specific portion of its digital circuitry. Other portions of the computer system's digital circuitry (such as a bus segment and the circuitry disposed thereon) may be clocked using timing signals derived from the master clock wherein the derived frequencies ( $F_b$ ) follow the relationship:  $F_c/F_b \geq 1$ .

[0004] Because of the use of different - although related - frequencies for operating the constituent digital circuit portions, synchronizer circuitry is often used in computer systems to synchronize data transfer operations across a clock domain boundary so as to avoid timing-related data

errors. Such synchronizer circuitry is typically required to possess low latency, so that the data is transferred as quickly as possible without significant delay. In addition, since the conventional arrangements to produce clocks of different yet related frequencies (e.g., phase-locked loops (PLLs) and the like) can have a large amount of input/output (I/O) jitter, it is an essential requirement that the synchronizer circuitry be able to tolerate significant amounts of phase difference (or, skew) between the clocks caused thereby.

[0005] Several synchronizer designs are currently available that attempt to synchronize data transfer operations across a clock boundary. A significant drawback of these solutions, however, is that their performance with respect to clock skew is not entirely satisfactory, especially where faster clock signals are employed.

#### SUMMARY OF THE INVENTION

[0006] Accordingly, the present invention advantageously provides a high skew-tolerant synchronizer system and method for transferring data across a clock domain boundary in a digital electrical system such as, e.g., a computer system. Specifically, the system and method of the present invention is operable to transfer data from circuitry disposed in a higher frequency clock domain actuated by a first clock signal (e.g., a core clock signal) to circuitry disposed in a lower frequency clock domain actuated by a second clock signal (e.g., a bus clock signal).

[0007] In a presently preferred exemplary embodiment of the present invention, the first and second clock signals are

provided in a predetermined frequency ratio, e.g., [N:M]; N equals the number of cycles of the first clock signal and M equals the number of cycles of the second clock signal and further equals (N-1), wherein the cycles of the first and second clock signals are numbered between two consecutive substantially coincident rising edges of the first and second clock signals, which coincident rising edges define a coincident edge (CE) interval for purposes of the present invention.

10 [0008] A first latch gated by a first modified clock signal that is derived from the first clock signal and plurality of intermediary signals relating thereto is operable to generate a first latched data output based on the data provided by the circuitry in the higher frequency clock domain, which data is disposed such that the data values in the (N-1)th and Nth cycles are the same. The first latched data output is provided to a second latch disposed in the lower frequency clock domain. The second latch gated by a second modified clock signal that is synthesized using the 15 second clock signal and at least one intermediary clock signal derived therefrom is operable to generate a second latched output. A register is operable to synchronize the second latched data output into a synchronized data output for subsequent use by the circuitry disposed in the lower clock frequency domain.

20

25 [0009] Preferably, a first logic circuit disposed in the higher frequency clock domain is operable with three intermediary clock signals, CHOP\_CORE1 through CHOP\_CORE3, in addition to the first clock signal for generating the first 30 modified clock (MOD\_CORE) signal, wherein each intermediary

clock signal is derived in a particular relationship with the first clock signal. Further, a second logic circuit disposed in the lower frequency clock domain is operable with at least one intermediary clock signal, CHOP\_BUS, and the second clock signal for generating the second modified clock (MOD\_BUS) signal.

5 [0010] In the presently preferred exemplary embodiment of the present invention, the CHOP\_CORE1 signal derived from the first clock signal is generated such that its rising edge is triggered by a logic circuit with a propagation delay of about 800 picoseconds from an (N-2)th rising edge of the first clock signal in a particular CE interval and its falling edge is triggered by the same logic circuit (i.e., with a propagation delay of about 800 picoseconds) from an 10 (N-2)th falling edge of the first clock signal in the particular CE interval. The CHOP\_CORE2 signal derived from the first clock signal is generated such that its rising edge is triggered by a logic circuit with a propagation delay of about 400 picoseconds from an (N-1)th rising edge of the first clock signal in the select CE interval and its falling 15 edge is triggered by the same logic circuit (i.e., with a propagation delay of about 400 picoseconds) from an Nth rising edge of the first clock signal in the CE interval.

20 [0011] In similar fashion, the CHOP\_CORE3 signal derived from the first clock signal is generated such that its falling edge is triggered by a logic circuit with a propagation delay of about 400 picoseconds from an Nth rising edge of the first clock signal in the particular CE interval and its rising edge is triggered by the same logic circuit 25 (with a propagation delay of about 400 picoseconds) from an 30

Nth falling edge of the first clock signal in the CE interval. The CHOP\_BUS signal derived from the second clock signal is generated such that its falling edge is triggered by a logic circuit with a propagation delay of about 400

5 picoseconds from an (M-2)th falling edge of the second clock signal in the particular CE interval and its rising edge is triggered by the logic circuit (with a propagation delay of about 400 picoseconds) from an (M-1)th falling edge of the second clock signal in the CE interval.

10 [0012] In one presently preferred exemplary embodiment of the present invention, the first logic circuit disposed in the higher frequency clock domain for generating the MOD\_CORE signal is preferably comprised of an OR gate for ORing the CHOP\_CORE1, CHOP\_CORE2, and first clock signals and an AND gate 15 operable to accept the CHOP\_CORE3 signal for ANDing with the OR gate's output. The exemplary second logic circuit disposed in the lower frequency clock domain for generating the MOD\_BUS signal is preferably comprised of an AND gate for ANDing the CHOP\_BUS signal with the second clock signal.

20 [0013] In the exemplary embodiment where the first and second clock signals are provided at [1:1] ratio (i.e., same frequency), the intermediary clock signals are not provided with the rising and/or falling edges as set forth above. Instead, they are set to the following conditions: CHOP\_CORE1 25 = CHOP\_CORE2 = 0; and CHOP\_CORE3 = 1, with the modified bus signal (CHOP\_BUS) being 1.

BRIEF DESCRIPTION OF THE DRAWINGS

30 [0014] A more complete understanding of the present invention may be had by reference to the following Detailed

Description when taken in conjunction with the accompanying drawings wherein:

5 [0015] FIG. 1 depicts a logic block diagram of a presently preferred exemplary embodiment of a system for synchronizing data transfer operations from circuitry disposed in a higher frequency clock domain to circuitry disposed in a lower frequency clock domain in accordance with the teachings of the present invention;

10 [0016] FIG. 2 depicts a flow chart of the various steps involved in a presently preferred exemplary method of transferring data across a clock domain boundary; and

15 [0017] FIG. 3 depicts a timing diagram of the various signals used for effectuating the high skew-tolerant data transfer method of the present invention for an exemplary [5:4] clock frequency ratio;

[0018] FIG. 4 depicts an exemplary counter circuit for counting the rising edges of a core clock signal employed in the [5:4] clock frequency scenario;

20 [0019] FIG. 5 depicts an exemplary counter circuit for counting the falling edges of the core clock signal employed in the [5:4] clock frequency scenario;

[0020] FIG. 6 depicts an exemplary counter circuit for counting the falling edges of a bus clock signal employed in the [5:4] clock frequency scenario; and

25 [0021] FIGS. 7A - 7D depict exemplary logic circuits for generating a plurality of intermediary clock signals used in the practice of the present invention.

DETAILED DESCRIPTION OF THE DRAWINGS

**[0022]** In the drawings, like or similar elements are designated with identical reference numerals throughout the several views thereof, and the various elements depicted are 5 not necessarily drawn to scale. Referring now to FIG. 1, depicted therein is a logic block diagram of a presently preferred exemplary embodiment of a system 100 for synchronizing data transfer operations from circuitry disposed in a higher frequency clock domain (i.e., first 10 clock domain) to circuitry disposed in a lower frequency clock domain (i.e., second clock domain) in accordance with the teachings of the present invention. Reference numeral 102 refers to an exemplary higher frequency clock domain such as a core clock domain in a computer system. Further, a 15 first clock signal operating at a higher frequency is provided for actuating the higher frequency clock domain 102. Preferably, a core clock signal (CORE\_CLOCK) 122 is exemplary with respect to such a higher frequency clock signal.

**[0023]** In similar fashion, reference numeral 104 refers to 20 an exemplary lower frequency clock domain such as a bus clock domain in a computer system. A second clock signal operating at a lower frequency is provided for actuating the lower frequency clock domain 104. Preferably, a bus clock signal (BUS\_CLOCK) 136 exemplifies the lower frequency clock signal 25 in the particular embodiment depicted in FIG. 1.

**[0024]** Those skilled in the art should readily appreciate 30 that the first and second clock signals may be produced by way of any known or hitherto unknown mechanisms such as, e.g., phase-locked loops (PLLs), and the like. For purposes of the present invention, frequencies of the first and second

T032380-902382660

clock signals are related to each other in a predetermined manner, preferably, e.g., in the ratio of [N:M], where N equals the number of cycles of the higher frequency clock (i.e., the first clock signal) and M equals the number of 5 cycles of the lower frequency clock (i.e., the second clock signal) within an interval defined by two consecutive substantially coincident rising edges of the two clock signals. In the context of the present invention, this 10 interval between two coincident rising edges of the clock signals is referred to as the CE interval. It is further preferred that M = (N-1), that is, for N cycles of the first clock signal in a particular CE interval, there are (N-1) cycles of the second clock signal.

[0025] Because the circuitry generating data in the higher 15 frequency clock domain 102 is actuated by the first clock signal, there are N data pulses to be transmitted to the circuitry disposed in the lower frequency clock domain 104 operating at (N-1) cycles per CE interval. Accordingly, there is an extra cycle during which the circuitry in the 20 higher frequency clock domain will transmit the same valid data as transmitted in the previous cycle. It will be realized by those skilled in the art upon having reference hereto that the (N-1)th data and Nth data to be transmitted are therefore exactly the same in the presently preferred 25 exemplary embodiment of the present invention. As will be explained in greater detail hereinbelow, the present invention's circuitry is operable to modify the first and second clock signals for appropriately clocking only (N-1) data pulses in order to effectuate data transfer across the 30 clock domain boundary even where a significant skew exists between the first and second clocks.

10013097-1

[0026] Continuing to refer to FIG. 1, reference numeral 106 refers to the outgoing data to be transmitted from the circuitry in clock domain 102 to the circuitry in clock domain 104. A first latch 108 disposed in clock domain 102 is operable to receive the data as IN\_DATA signal, which latch is gated by a first modified clock signal (i.e., MOD\_CORE) 112 that will be described in additional detail below. As is well known, the latch 108 is operable to latch IN\_DATA 106 and generate a first latched data output (LAT1\_DAT) 126. A second latch 128 disposed in clock domain 104 is provided with LAT1\_DAT 126, which latch is gated by a second modified clock signal (MOD\_BUS) 130 that will also be described in additional detail below. The second latch 128 is operable to latch the first latched data received from the higher frequency clock domain 102 in order to generate a second latched data output (LAT2\_DAT) 140.

[0027] A register 142 is operable to receive the second latched data output 140 from the second latch 128, which register is clocked responsive to the second clock signal (i.e., BUS\_CLOCK signal) 136. In a presently preferred exemplary embodiment of the present invention, the register 142 is embodied as a flip-flop (FF) and operates to generate a synchronized data output (OUT\_DATA) 144 on the rising edge of the second clock signal. Thereafter, OUT\_DATA 144 may be supplied to the circuitry disposed in the lower frequency clock domain for subsequent use.

[0028] An exemplary first clock logic circuit 110 disposed in clock domain 102 is operable to synthesize the MOD\_CORE signal 112 based on a plurality of intermediary clock signals which are generated in a particular relationship with respect

to the first clock signal 122. In the presently preferred exemplary embodiment of the present invention, three intermediary clock signals, CHOP\_CORE1 118, CHOP\_CORE2 120 and CHOP\_CORE3 124, are used in addition to the CORE\_CLOCK signal 122 for generating the MOD\_CORE signal 112. The exemplary logic circuit 110 is comprised of an OR gate 114 for ORing the CHOP\_CORE1 signal 118, CHOP\_CORE2 signal 120, and the first clock signal, i.e., CORE\_CLOCK 122. An AND gate 116 is provided for ANDing the output provided by the OR gate 114 with the remaining CHOP\_CORE signal, i.e., CHOP\_CORE3 124.

[0029] Still continuing to refer to FIG. 1, an exemplary second clock logic circuit 132 disposed in clock domain 104 is operable to synthesize the second modified clock signal (i.e., MOD\_BUS) 130 using the second clock signal 136 and at least one intermediary clock signal that is derived therefrom. In the presently preferred exemplary embodiment of the present invention, an intermediary clock signal called CHOP\_BUS 134 and BUS\_CLOCK 136 are utilized for generating the MOD\_BUS signal 130 that is gated to the second latch 128 in clock domain 104. The exemplary logic circuit 132 is comprised of an AND gate operable to AND the CHOP\_BUS 134 and BUS\_CLOCK 136.

[0030] FIG. 2 depicts a flow chart of the various steps involved in a presently preferred exemplary method of transferring data across a clock domain boundary from the higher frequency clock domain 102 to the lower frequency clock domain 104 in accordance with the teachings of the present invention. The outgoing data provided by the circuitry disposed in the higher frequency clock domain 102 is first latched on the falling edge of a first modified

clock signal (e.g., MOD\_CORE signal) to generate a first latched data output (step 202). The first latched data output is thereafter provided to a second latch disposed in the lower frequency clock domain 104 which latches the first 5 latched data output on the falling edge of a second modified clock signal (e.g., MOD\_BUS signal) in order to generate a second latched data output (step 204). The second latched data is provided to a register in the lower frequency clock domain 104 which registers it on the rising edge of the 10 second clock signal (step 206) to produce a synchronized data output for subsequent use.

**[0031]** In accordance with the teachings of the present invention, the intermediary clock signals used by the logic circuits 110 and 132 for generating the first and second modified clock signals, respectively, may be generated using any combinational or sequential logic so long as certain time constraints are met as set forth in the following. In the presently preferred exemplary embodiment of the present invention, the CHOP\_CORE1 signal derived from the first clock 15 signal is generated such that its rising edge is triggered with a propagation delay of about 800 picoseconds from an (N-2)th rising edge of the first clock signal in a particular CE interval and its falling edge is triggered with a propagation delay of about 800 picoseconds from an (N-2)th falling edge 20 of the first clock signal in the particular CE interval. The CHOP\_CORE2 signal derived from the first clock signal is generated such that its rising edge is triggered with a propagation delay of about 400 picoseconds from an (N-1)th rising edge of the first clock signal in the select CE 25 interval and its falling edge is triggered with a propagation 30

delay of about 400 picoseconds from an Nth rising edge of the first clock signal in the particular CE interval.

[0032] In similar fashion, the CHOP\_CORE3 signal derived from the first clock signal is generated such that its 5 falling edge is triggered with a propagation delay of about 400 picoseconds from an Nth rising edge of the first clock signal in a particular CE interval and its rising edge is triggered with a propagation delay of about 400 picoseconds from an Nth falling edge of the first clock signal in the 10 particular CE interval. The CHOP\_BUS signal derived from the second clock signal is generated such that its falling edge is triggered with a propagation delay of about 400 picoseconds from an (M-2)th falling edge of the second clock signal in a particular CE interval and its rising edge is triggered with a propagation delay of about 400 picoseconds 15 from an (M-1)th falling edge of the second clock signal in the particular CE interval.

[0033] It should be recognized that the logic circuits for generating the various CHOP\_CORE or CHOP\_BUS signals can be 20 implemented in any fashion as long as the timing constraints set forth above are substantially met. Further, where the logic circuits are comprised of one or more logic gates, the timing constraints may also be formulated in terms of gate propagation delays. Exemplary implementations can include, 25 for instance, a propagation delay of about 200 picoseconds per gate, 400 picoseconds per gate, etc.

[0034] Referring now to FIG. 3, depicted therein is a 30 timing diagram of the various signals used for effectuating the high skew-tolerant data transfer method of the present invention for an exemplary [5:4] clock frequency ratio where

TDCE280-90235660

for every 4 BUS\_CLOCK cycles, there exist 5 CORE\_CLOCK cycles within a CE interval. The data to be transferred from the CORE\_CLOCK domain is represented by IN\_DATA 106 where A, B, C, D and E denote logic states for 5 data bits in a particular 5 CE interval such that the logic state of the fourth data bit is maintained for an extra CORE\_CLOCK cycle, as identified by the hatched portion 108 of IN\_DATA 106.

[0035] The first latched data (LAT1\_DATA) 126 is generated on the falling edge of the MOD\_CORE signal 112 which is 10 synthesized by the first logic circuit disposed in the CORE\_CLOCK domain. Input signals thereto are generated as follows. The rising edge of the CHOP\_CORE1 signal 118 is triggered by the third rising edge (!) of the CORE\_CLOCK signal 122 with a delay of about 800 picoseconds in a particular CE 15 interval. Its falling edge is triggered with a delay of about 800 picoseconds from the third falling edge (!) of the CORE\_CLOCK signal 122 in the selected CE interval. The CHOP\_CORE2 signal 122 is generated with a rising edge that is triggered with a delay of about 400 picoseconds by the fourth 20 rising edge (!) of the CORE\_CLOCK 122 in the CE interval. Subsequently, the CHOP\_CORE2 signal is held high until its falling edge is generated based on the fifth rising edge (!) of the CORE\_CLOCK signal 122, also with a delay of about 400 picoseconds.

[0036] The CHOP\_CORE3 signal 124 starts out in a logic HIGH condition and its falling edge is triggered based on the fifth rising edge (!) of the CORE\_CLOCK 132. Preferably, a propagation delay of about 400 picoseconds is provided for creating the falling edge in the CHOP\_CORE3 signal 124. 30 Thereafter, it is brought back up to the logic HIGH condition

by creating a rising edge based on the fifth falling edge (!) of the CORE\_CLOCK 122. Again, a propagation delay of about 400 picoseconds (i.e., a single gate delay) is provided.

5 [0037] The second latched data (LAT2\_DAT) 140 is generated based on the gating MOD\_BUS 130 signal, which is synthesized by the second logic circuit in the lower frequency clock domain. The input GENERATING signal 134 is created as follows. The CHOP\_BUS signal 134 also starts out in a logic HIGH condition and is driven LOW by creating a falling edge based  
10 on the second falling edge (!) of the BUS\_CLOCK 136. Thereafter, it is driven HIGH by creating a rising edge that is triggered with respect to the third falling edge (!) of the BUS\_CLOCK 136. A propagation delay of about 400 picoseconds is provided in the formation of the rising and falling edges of the CHOP\_BUS signal 134.

15 [0038] The exemplary logic circuit 128 (shown in FIG. 1) is operable to synthesize the MOD\_BUS signal 130 based on the combination of the intermediary clock signal and the BUS\_CLOCK as described hereinabove. It can be seen in the timing diagram that the pulse width of the MOD\_BUS signal 130 is modulated to a variable degree such that the falling edges therein, which gate the data into the second latch in the lower frequency clock domain, are timed to latch the LAT1\_DAT 126 at appropriate times to generate the LAT2\_DAT 140. The  
20 rising edges of the BUS\_CLOCK 136 actuate the register disposed in the lower frequency clock domain, which register is then operable to register the LAT2\_DAT 140 at appropriate logic states to generate the OUT\_DATA 144.

25 [0039] FIG. 4 depicts an exemplary counter circuit 400 for counting the rising edges of the CORE\_CLOCK signal 122 employed  
30

in the [5:4] clock frequency scenario illustrated hereinabove. Three D flip-flops 402, 404 and 406 are clocked by the rising edges of CORE\_CLOCK 122, wherein the D input of each flip-flop is operable to receive an output synthesized by a combination of signals that are generated by one or more of the remaining flip-flops. In the exemplary counter circuit 400, an AND gate 410 receives signals B and C, whose output is provided to the D input of D flip-flop 402. As shown in FIG. 4, signals B and C are generated by the flip-flops 404 and 406. An exclusive-OR (XOR) gate 412 also receives B and C signals, whose output is provided to the D input of the flip-flop 404. An AND gate 414 receives A BAR and C BAR signals, whose logic output is provided to the D input of the flip-flop 406.

15 [0040] FIG. 5 depicts an exemplary counter circuit 500 for counting the falling edges of the CORE\_CLOCK signal 122 employed in the [5:4] clock frequency scenario. It should be appreciated that the counter circuit 500 is essentially identical to the counter circuit 400 described above, except that the three D flip-flops 502, 504 and 506 are clocked by the falling edges of CORE\_CLOCK 122. Reference numerals 510, 512 and 514 refer to the AND, XOR and AND gates that provide inputs to the three flip-flops, respectively, in a manner similar to the operation of the counter circuit 400.

20 [0041] FIG. 6 depicts an exemplary counter circuit 600 for counting the falling edges of the BUS\_CLOCK signal 136 employed in the [5:4] clock frequency scenario. Two D flip-flops 602 and 604 are clocked by the falling edges of BUS\_CLOCK 110. In the exemplary embodiment of the counter circuit 600, the outputs of the flip-flops are fed back as at

least part of the inputs to the flip-flops. Whereas the output of an XOR gate 606 is provided to the D input of the flip-flop 602, no logic gates are employed with respect to the D input of the flip-flop 604.

5 [0042] FIGS. 7A - 7D depict four exemplary logic circuits for generating the various intermediary clock signals (i.e., three CHOP\_CORE signals and one CHOP\_BUS signal) described above. Each of the logic circuits is preferably operable to receive a combination of one or more signals generated by the  
10 counter circuits set forth in the foregoing Detailed Description with respect to FIGS. 4 - 6, either individually or through a combination of at least one logic gate. As shown in FIG. 7A, an AND gate 702 receiving signals A BAR, B and C, in addition to the output from an OR gate 704, is operable to generate CHOP\_CORE1 118. A single AND gate 706 receiving signals A, B BAR and C BAR is used in the exemplary logic circuit for generating CHOP\_CORE2 120. Referring to  
15 FIG. 7C, an OR gate 708 receiving signals A, B and C, in addition to the output from an AND gate 710, is operable to generate CHOP\_CORE3 124. In FIG. 7D, a single OR gate 712 is used in the exemplary logic circuit for generating the CHOP\_BUS signal 134 based on X and Y BAR inputs provided by the counter circuit 600.

20 [0043] Based upon the foregoing Detailed Description, it should be readily apparent that the present invention provides a simple yet highly effective data transfer synchronizer system and method that allows two interfaces operating at different clock frequencies to send information from the higher frequency domain circuitry to the lower frequency domain circuitry at high speeds with low latency,  
25

09938205, 082341

even where the skew between the clocks is substantial. Because the combinational logic necessary for creating the first and second modified clock signals or the intermediary clock signals is relatively simple and avoids the use of more 5 complicated circuitry, e.g., cross-coupled gates to generate modified core or modified bus clock signals, et cetera, which gives rise to unstable behavior, a robust data transfer synchronizer solution is advantageously realized.

[0044] Further, it is believed that the operation and 10 construction of the present invention will be apparent from the foregoing Detailed Description. While the system and method shown and described have been characterized as being preferred, it should be readily understood that various changes and modifications could be made therein (e.g., in the 15 implementation of the logic circuitry and generation of the modified or intermediary clock signals) without departing from the scope of the present invention as set forth in the following claims.

T00280 9028560